 TiborGY
|
187233953c
|
Update cpuid_mips.c
|
2018-12-28 14:34:38 +01:00 |
|
|
Martin Kroeker
|
3af1b5c805
|
Make cpuid_mips compile again and add 1004K cpu
|
2018-05-02 20:12:25 +02:00 |
|
|
Shivraj Patil
|
2c3dfe2bf3
|
MIPS P5600(32 bit) and I6400(64 bit) cores support added.
Seperated mips and mips64 files.
Configurations support for mips 32 bit.
Signed-off-by: Shivraj Patil <shivraj.patil@imgtec.com>
|
2016-04-22 14:03:18 +05:30 |
|
|
Zhang Xianyi
|
2fb02626da
|
Update organization info.
|
2014-11-25 15:28:58 +08:00 |
|
|
Timothy Gu
|
6c2ead30f0
|
Remove all trailing whitespace except lapack-netlib
Signed-off-by: Timothy Gu <timothygu99@gmail.com>
|
2014-06-27 12:05:18 -07:00 |
|
|
Zhang Xianyi
|
758e34efbb
|
Fixed the detection bug on Loongson 3A server.
|
2012-09-21 10:14:07 +00:00 |
|
|
Xianyi Zhang
|
b95ad4cfaf
|
Support detecting ICT Loongson-3B CPU.
|
2011-11-09 19:29:50 +00:00 |
|
|
traits
|
9fc6764fa7
|
refs #55. Added DTB_ENTRIES into dynamic arch setting parameters. Now, it can read DTB_ENTRIES on runtime.
|
2011-09-05 17:37:07 +08:00 |
|
|
Xianyi Zhang
|
c84f8be453
|
Supported detecting new kernel(2.6.36) & new Loongson3A03 CPU.
|
2011-03-18 01:10:58 +00:00 |
|
|
Xianyi Zhang
|
0597c1076f
|
Added the configures of loongson 3a. refs #1
|
2011-01-24 22:45:35 +00:00 |
|
|
Xianyi Zhang
|
342bbc3871
|
Import GotoBLAS2 1.13 BSD version codes.
|
2011-01-24 14:54:24 +00:00 |
|