Files
OpenBLAS/kernel/riscv64
daichengrong aa967ef6ba Optimize ZROT_RVV for the non-unit-stride case
Optimize the RVV implementation of ZROT when inc_x and inc_y are
non-unit strides (inc_x != 1, inc_y != 1).

Reorder several operations to reduce vector register pressure and
avoid unnecessary vector register spill to the stack. This helps GCC
keep vector values in registers and reduces redundant spill/reload
instructions, improving runtime performance.

No functional change.

Signed-off-by: daichengrong <daichengrong@iscas.ac.cn>
2026-03-16 14:22:54 +08:00
..
2020-10-15 16:09:02 +08:00
2020-10-15 16:09:02 +08:00
2020-10-15 16:09:02 +08:00
2025-09-30 22:41:31 +00:00
2020-10-15 16:09:02 +08:00
2025-09-13 11:35:49 +08:00
2020-10-15 16:09:02 +08:00
2020-10-15 16:09:02 +08:00
2020-10-15 16:09:02 +08:00
2020-10-15 16:09:02 +08:00
2021-06-07 22:49:39 +00:00
2020-10-15 16:09:02 +08:00
2020-10-15 16:09:02 +08:00
2021-06-07 22:55:56 +00:00
2020-10-15 16:09:02 +08:00
2020-10-15 16:09:02 +08:00
2024-03-13 11:40:14 +01:00
2024-03-12 15:48:55 +01:00
2023-03-19 23:59:03 -07:00
2020-10-15 16:09:02 +08:00
2025-11-04 22:27:53 +00:00
2023-03-19 23:59:03 -07:00
2020-10-15 16:09:02 +08:00
2020-10-15 16:09:02 +08:00
2020-10-15 16:09:02 +08:00
2020-10-15 16:09:02 +08:00
2020-10-15 16:09:02 +08:00
2020-10-15 16:09:02 +08:00
2020-10-15 16:09:02 +08:00
2020-10-15 16:09:02 +08:00
2020-10-15 16:09:02 +08:00
2024-03-12 20:42:11 +01:00
2024-03-12 20:40:29 +01:00
2024-03-12 15:49:41 +01:00
2025-05-15 18:55:47 +08:00
2020-10-15 16:09:02 +08:00
2025-06-12 13:33:56 -07:00